. This is because source/drain jwrction capacitance becomes to be larger than bipolar input capacitance, resulting in bipolar switching time degradation.
.
Implantation conditioru are 50keV-boron(Nm(l)) and l40keV-boron(Nm(2)) ions for BP layer, 300keV-ars€n(Nm(l)) and 390keV-phosphorous(Nm(2)) iorn for BN layer. Appropiate ion doses are 1.5 to 2 times larger than those of the conventional MOS devioes to avoid punchthrough phenomena in the short channel devices. Self-aligned sub-collector implant and rapid thermal annealing were also employed for bipolar devices.
Almost expected device strucnre was obtained (Fig.5 Maximum cut-off frequency of was imp'roved uP 19 28GI{z due o mainly zub+ollecor(sc) which was formedby lO0kev phosphorogs ion implant witfu dose of 1x10r3 cm' (Fig.7) . Rapid tlrcrmal annealing for emiUer activation is also effective to improve performance. Breakdown voltage benneen emi6er and base, emitter and collector of these devices are 45V and 4.2V, respectively. By convectional furnace emitter derive with 850'C for 15mh cut-off frequenry of 25GHz can be achieved by decteasing implart doses for inrinsicbase@). Base resistance of was obtained (Fig.8) .
BASIC GATE PERFORMANCE ECL gate delav
time of 65pa at swi6hing curent of lmA was obtaine4 which is 1.5 times faster than our 0.5pn BiCMOS devices (Fig.9) . Gate delay time of CMOS inverter is also around 60ps at a zupply voltage of 3.3V (Fig.10) 
